


ABCn Driver Receiver and Shunt Blocks a Preliminary Look

Nandor Dressnandt

Mitch Newcomer

Devyn Schafer


130nm Transceiver




Major Transceiver Sub-Blocks

* < 20 Ω port res.
0-3mA driver
Rcvr 0-1.2V CM


P O W E R
RCVR 330uW
Driver 1.5mW +
drive current pwr




Rail to Rail Receiver



Driver




Driver Common Mode Adjust




Common Mode Range @160MHz Vdd=1.2V

Input Hi Z
 $\pm 75\text{mV}$
Common Mode
Input 0 – 1.2V
Output OK over
full CM Range

Internal Receiver
OK over Full
CM Range




Expanded View@160MHz Vdd=1.2V



Mixed TW and Standard Transistor

What is the appropriate Convention for T3 / TW ?



Status

- Cadence Schematic entered
 - Finish error checking
 - Recheck process variation/temp
 - Need to run local variation Monte Carlo
- Layout ??
 - Shape preference?
 - With Pads, without??