

B wheel Board Gain Differences

Mitch Newcomer

May 5, 2005

Motivation


- Gain differences have been observed for a number of B wheel boards from ALGEN.
- Smallest Division ASD ASIC
- Typical - Board or DTMROC

Two boards have been examined in detail.


Board	Chip	Gain
V656	A0053011(d)	Typical
V660	A0156162(d)	Low
V660	A0157867	Low

(d) Indicates Chip is oriented below
Silk screen diode symbol.

External Pulser Response at BLR Output for two low gain and two typical channels 4fC




External Pulser → BLR Monitor Out



Penn May 5, 2005

Internal Pulser → BLR Monitor Out

Test Pulse DAC Counts VS Measured Differential Voltage at BLR Monitor




Penn May 5, 2005

Internal Pulser to 50% DAC threshold

Internal Pulser vs 50% Threshold Difference Values

Referenced to Internal pulser Data taken at 5 counts




Test Pulse Response at BLR Output

TP Value set to 60 (11fC)


29-Apr-05
12:57:32

Typical



29-Apr-05
12:46:37

Low Gain




Test Pulse Input to ASDBLR from W0223 Triple Jumper Position #8 to Typical and Low Gain ASD

2-May-05
16:45:34

B:M2
.1 μ s
100mV

A:M1
.1 μ s
100mV
0.0mV



.2 μ s

- 1 trig only
- 2 .5 V 50 Ω
- 3 .1 V DC
- 4 trig only



2 DC -0.13 V

Δt 0.0 ns $\frac{1}{\Delta t}$ ∞

250 MS/s

STOPPED

2-May-05, 16:45:34

Preliminary Conclusions

No Problem

1. Low Gain Channels are $\sim 10\%$ lower for External pulser and $\sim 25\%$ lower for the Internal pulser when measured at BLR monitor output.
2. Gain is constant down to $\sim 1\text{fC}$. Low Gain channels do not present risk that BLR will operate in a highly NL range for near threshold signals.
3. Using the same DTMROC to compare measurements of the whole signal processing chain indicate only a small gain difference between Low Gain and Typical ASDBLR boards. Examination of several chips has shown that the gain difference is relatively constant implying a batch difference.
4. Pulse shapes observed at the BLR output for low gain and typical chips are qualitatively the same from 2fC to 80fC of injected charge.
5. The maximum test pulse range is only about 12fC . Setting the DTMROC BLR bias resistor to a smaller value would increase this range.
6. Low Gain and Typical ASD's exhibit nearly identical test pulse shapes as observed at the Test pulse input to the ASDBLR.