

Signal Quality Study with Triple Jumper Board and EC board to PP Cable

December 2, 2004

Mitch Newcomer

Setup

- MiniRod
- TTC99
- Original EC wheel PP (Using ROD 1 input only)
- Short cables to TTC (not studied)
- Cern Issue cable with BOC (Length = 9m)
- Pre Production Triple Jumper Board W0112

Purpose --

Examine of the effect of pre-comp on BX and CMDIN and effects of Differential Offset, Common Mode voltage and Compensation on CMDOUT.

Signals


Differential measurements

BX and CMDIN at PP

1-Dec-04
19:06:59

2
50 ns
200 mV
-6 mV

0: M1
50 ns
200 mV
-525 mV



50 ns

1 trig only
2 20 mV DC $\times$
3 .5 V 500
4 trig only

Δt -49.85 ns $\frac{1}{\Delta t}$ -20.062 MHz

3 DC -0.34 V




Data Out

1-Dec-04
19:14:22

2
.1 μ s
200 mV
0 mV

0: M1
.1 μ s
200 mV
0 mV



.1 μ s

1 trig only
2 20 mV DC $\times$
3 .5 V 500
4 trig only

Δt 0.00 ns $\frac{1}{\Delta t}$ ∞

3 DC -0.34 V



← 0V Diff →

TTC99 Timing Scan

(Program provided by Mike Hance)

- TRIPLE W0112
 Total chips per delay with 100% success rate

DX/BX	0	2	4	6	8	10	12	14	16	18	20	22	24
0	12	12	7	-	-	7	5	3	3	4	7	9	12
2	12	12	12	8	-	-	4	2	3	4	7	9	12
4	12	12	12	12	8	-	-	2	3	4	7	9	12
6	12	12	12	12	11	6	-	-	3	4	7	9	12
8	12	12	12	12	11	8	3	-	-	5	7	9	12
10	12	12	12	12	11	8	6	1	-	-	7	9	12
12	12	12	12	12	11	8	6	2	2	-	-	9	12
14	12	12	12	12	11	8	5	2	3	1	-	-	11
16	1	12	12	12	11	8	5	3	3	4	5	-	-
18	-	2	12	12	11	8	6	2	3	4	7	8	-
20	-	-	-	12	11	9	6	3	3	4	7	9	7
22	12	-	-	-	11	9	6	2	3	4	7	9	12
24	12	12	-	-	-	9	5	3	3	4	7	9	12


CMD OUT

Differential measurements

At Max 901 Input on PP

2-Dec-04
13:34:29

2
.2 μ s
100mV
0.0mV



Initial amplitude attenuation caused by 2.5V common mode set by PP resistors. Common mode goes to 1.2 V as readout progresses. (fixed later)


.2 μ s
1 trig only
2 .1 V DC
3 .5 V 50 Ω
4 trig only

0.42 μ s
 Δt 0.00 ns $\frac{1}{\Delta t}$ ∞
2 DC 46mV

Input to PP

2-Dec-04
13:39:26

2
.2 μ s
100mV
-6.3mV



.2 μ s
1 trig only
2 .1 V DC
3 .5 V 50 Ω
4 trig only
 Δt -49.85 ns $\frac{1}{\Delta t}$ -20.062 MHz
2 DC -4mV

Significant Pickup on PP at receiver input. Pickup evident from Resistive summing network. Will be eliminated on future PP's.


Add Pre Compensation

56Ω -1.5uH - 56Ω

CMDIN at Triple Jump Term

2-Dec-04
17:58:32

2
50 ns
100 mV
9.4 mV



50 ns

1 trig only
2 .1 V DC
3 .5 V 50Ω
4 trig only

Δt -49.85 ns $\frac{1}{\Delta t}$ -20.062 MHz




2 DC -12mV



BX at Triple Jump Term

2-Dec-04
17:58:58

2
50 ns
100 mV
-6.3 mV



50 ns

1 trig only
2 .1 V DC
3 .5 V 50Ω
4 trig only

Δt -49.85 ns $\frac{1}{\Delta t}$ -20.062 MHz



2 DC -12mV




CMDOUT Compensation at PP

100 Ω at input to MAX901 || with 56 Ω - 1.5uh - 56 Ω on cable

At Max 901 (comparator)
Input on PP

2-Dec-04
18:28:00

2
.2 μ s
100mV
-9.4mV



PP Common Mode set to 1.2V
Differential Offset = 4.4mV

.2 μ s

1 trig only
2 .1 V DC
3 .5 V 50 Ω
4 trig only


Δt -49.85 ns $\frac{1}{\Delta t}$ -20.062 MHz

2 DC -16mV

2-Dec-04
18:54:07

2
.2 μ s
100mV
-3.1mV

Input to PP at Cable Connector



.2 μ s

1 trig only
2 .1 V DC
3 .5 V 50 Ω
4 trig only

Δt -49.85 ns $\frac{1}{\Delta t}$ -20.062 MHz

2 DC -16mV

Timing Scan

→ CMD OUT Pickup Noise evident

T R I P L E													4.1mV diff threshold
Total chips per delay with 100% success rate													
DX/BX	0	2	4	6	8	10	12	14	16	18	20	22	24
0	12	12	8	7	12	12	12	12	11	11	10	11	12
2	12	12	12	5	3	12	12	11	11	11	10	11	12
4	12	12	12	12	5	3	12	12	11	11	10	11	12
6	12	3	-	-	-	4	3	12	11	11	10	11	12
8	-	-	-	-	-	-	-	-	-	-	-	-	-
10	-	-	-	-	-	-	-	-	-	-	-	-	-
12	12	-	-	-	-	-	1	-	7	4	10	11	4
14	12	12	12	12	12	12	12	12	11	4	1	11	12
16	12	12	12	12	12	12	12	12	11	11	5	2	12
18	12	12	12	12	12	12	12	12	11	11	10	6	3
20	-	12	12	12	12	12	12	12	11	11	10	11	6
22	12	-	12	12	12	12	12	12	11	11	10	11	12
24	12	12	-	12	12	12	12	12	11	10	10	11	12


Remove PP connection to Rod 0

100 ohms at input to MAX901
56Ω - 1.5uh - 56Ω on cable

At Max 901 Input on PP

2-Dec-04
19:24:00

2
.2 μs
100mV
-3.1mV



Two sets of differential traces, CMDOUT from ROD 0 and 1, meet at the input to MAX901 comparator. The traces to ROD 0 are cut near the input to the MAX901 and the pickup is decreased.

.2 μs
1 trig only
2 .1 V DC
3 .5 V 50Ω
4 trig only

Δt -49.85 ns 1/Δt-20.062 MHz



2 DC -16mV



Timing Scan Rod 0 PP lines cut

Common Mode 1.2V Differential Offset 4.1mV

Total chips per delay with 100% success rate
DX/BX | 0 2 4 6 8 10 12 14 16 18 20 22 24

0		12	12	9	4	12	12	12	12	11	10	10	11	12
2		12	12	12	7	3	12	12	12	11	10	10	11	11
4		12	12	12	12	5	2	12	12	11	10	10	11	11
6		12	12	12	12	12	5	2	12	11	10	10	11	11
8		2	-	-	-	-	-	3	2	11	10	10	11	11
10		12	-	-	-	-	-	-	-	-	10	10	11	11
12		12	12	12	10	12	12	12	12	7	3	10	11	11
14		12	12	12	12	12	12	12	12	11	4	1	11	11
16		12	12	12	12	12	12	12	12	11	11	7	2	11
18		12	12	12	12	12	12	12	12	11	10	10	8	3
20		-	12	12	12	12	9	12	12	11	10	10	11	7
22		12	-	12	12	12	12	12	12	11	10	11	11	12
24		12	12	-	12	12	12	12	12	11	10	10	11	11

CMDOUT Revised Comp Increased Differential Offset


Common Mode 1.5V Differential offset 14mV

COMP revised to remove parallel 100 Ω

Input to MAX901

2-Dec-04
19:36:50

2
.2 μ s
100mV
-6.2mV



.2 μ s

1 trig only
2 .1 V DC
3 .5 V 50 Ω
4 trig only

Δt -49.85 ns $\frac{1}{\Delta t}$ 20.062 MHz




2 DC -32mV



MAX901 Output

2-Dec-04
19:40:48

2
.2 μ s
1.00 V
0mV



.2 μ s

1 trig only
2 .1 V DC $\times 10$
3 .5 V 50 Ω
4 trig only

Δt -49.85 ns $\frac{1}{\Delta t}$ 20.062 MHz



2 DC 1.44 V



TTC Time Scan all Revisions

Vdd = 2.26V

TRIPLE 14mV final conf 4.7 down 9.1 up cm 1.5V

Total chips per delay with 100% success rate

DX/BX | 0 2 4 6 8 10 12 14 16 18 20 22 24

0		10	12	11	2	12	12	12	12	12	11	10	11	11
2		10	12	12	9	1	12	12	12	12	11	10	11	11
4		10	12	12	12	9	1	12	12	12	11	10	11	11
6		10	12	12	12	12	9	1	12	12	11	10	11	11
8		10	12	12	12	12	12	10	1	12	11	10	11	11
10		10	12	12	12	12	12	12	11	1	11	10	11	11
12		10	12	12	12	12	12	12	12	10	1	10	11	11
14		10	12	12	12	12	12	12	12	12	8	-	11	11
16		10	12	12	12	12	12	12	12	12	11	7	1	11
18		10	12	12	12	12	12	12	12	12	11	10	10	1
20		-	12	12	12	12	12	12	12	12	11	10	11	9
22		10	-	12	12	12	12	12	12	12	11	10	11	11
24		10	12	-	12	12	12	12	12	12	11	10	11	11

TTC Timing Scan

Vdd = 2.5V

This is not necessarily as perfect as we might hope for, but it does help demonstrate the improvement that attention to signal quality has on final performance. More work is required to understand what we must put up with in the final system. All positions wired to Rod 1 (all except @#0 perform as expected

TRIPLE													
Total chips per delay with 100% success rate													
DX/BX	0	2	4	6	8	10	12	14	16	18	20	22	24
0	10	12	11	-	12	12	12	12	12	11	11	10	11
2	11	12	12	10	1	12	12	12	12	11	11	10	11
4	12	12	12	12	11	-	12	12	12	11	11	10	11
6	11	12	12	12	12	11	-	12	12	11	11	10	11
8	12	12	12	12	12	12	11	-	12	11	11	11	11
10	10	12	12	12	12	12	12	11	-	11	11	11	11
12	11	12	12	12	12	12	12	12	11	-	11	11	11
14	11	12	12	12	12	12	12	12	12	10	-	10	11
16	11	12	12	12	12	12	12	12	12	11	10	1	11
18	12	12	12	12	12	12	12	12	12	11	11	9	-
20	-	11	12	12	12	12	12	12	12	11	11	11	10
22	12	-	12	12	12	12	12	12	12	11	11	10	11
24	12	12	1	12	12	12	12	12	12	11	11	10	11

Conclusions

- **Control Signal quality impact on RO is significant.**
- **Some kind of cable compensation will be helpful.**
- **Some attention needs to be paid to pickup on differential signal lines.**
- **CMD Out differential offset of $\sim 10\text{mV}$ improves sturdiness of RO at least using TTC99, miniROD and old PP.**
- **A signal quality study using the final cable to verify component values being stuffed on the EC triple jumper boards is needed soon.**